

FEATURES

Input voltage range: –2.0 V to –5.5 V
Maximum output current: –500 mA
Fixed output voltage options: –0.5 V to –4.5 V
Adjustable output from –0.5 V to $-V_{IN} + 0.5$ V
Low output noise: 4 μ V rms from 100 Hz to 100 kHz
Noise spectral density: 20 nV/ $\sqrt{\text{Hz}}$, 10 kHz to 1 MHz
PSRR at –500 mA load
 68 dB at 10 kHz
 50 dB at 100 kHz
 40 dB at 1 MHz
Low dropout voltage: –190 mV typical at –500 mA load
Initial output voltage (V_{OUT}) accuracy: $\pm 0.5\%$
Output voltage accuracy over line, load, and temperature:
 $\pm 2.2\%$
Operating supply current (I_{GND}): –0.6 mA typical at no load
Low shutdown current: –2 μ A typical at $V_{IN} = -5.5$ V
Stable with small 4.7 μ F ceramic input and output capacitor
Positive or negative enable logic
Current-limit and thermal overload protection
8-lead, 2 mm \times 2 mm LFCSP package
Supported by ADIsimPOWER voltage regulator design tool

APPLICATIONS

Regulation to noise sensitive applications: analog-to-digital converters (ADCs), digital-to-analog converters (DACs), precision amplifiers
Communications and infrastructure
Medical and healthcare
Industrial and instrumentation

GENERAL DESCRIPTION

The ADP7185 is a complementary metal oxide semiconductor (CMOS), low dropout (LDO) linear regulator that operates from –2.0 V to –5.5 V and provides up to –500 mA of output current. This high output current LDO is ideal for regulation of high performance analog and mixed signal circuits operating from –0.5 V down to –4.5 V. Using an advanced proprietary architecture, the ADP7185 provides high power supply rejection ratio (PSRR) and low noise, and it achieves excellent line and load transient response with a small 4.7 μ F ceramic output capacitor.

The ADP7185 is available in 15 fixed output voltage options. The following voltages are available from stock: –0.5 V, –1.0 V, –1.2 V, –1.5 V, –1.8 V, –2.0 V, –2.5 V, –3.0 V, and –3.3 V.

TYPICAL APPLICATION CIRCUITS




Figure 1. ADP7185 with Fixed Output Voltage, –3.3 V




Figure 2. ADP7185 with Adjustable Output Voltage, $V_{OUT} = -2.5$ V

Additional voltages available by special order are –0.8 V, –0.9 V, –1.3 V, –2.8 V, –4.2 V, and –4.5 V. An adjustable version is also available which allows output voltages that range from –0.5 V to $-V_{IN} + 0.5$ V with an external feedback divider.

The enable logic feature is capable of interfacing with positive or negative logic levels for maximum flexibility.

The ADP7185 regulator output noise is 4 μ V rms independent of the output voltage. The ADP7185 is available in an 8-lead, 2 mm \times 2 mm LFCSP, making it not only a very compact solution but also providing excellent thermal performance for applications requiring up to –500 mA of output current in a small, low profile footprint.

TABLE OF CONTENTS

| | | | |
|--|---|--|----|
| Features | 1 | Theory of Operation | 13 |
| Applications | 1 | Adjustable Mode Operation | 13 |
| Typical Application Circuits..... | 1 | Enable Pin Operation | 13 |
| General Description | 1 | Start-Up Time | 14 |
| Revision History | 2 | Applications Information | 15 |
| Specifications..... | 3 | ADIsimPower Design Tool | 15 |
| Input and Output Capacitor Recommended Specifications... | 4 | Capacitor Selection | 15 |
| Absolute Maximum Ratings..... | 5 | Undervoltage Lockout (UVLO) | 16 |
| Thermal Data | 5 | Current-Limit and Thermal Overload Protection..... | 16 |
| Thermal Resistance | 5 | Thermal Considerations..... | 17 |
| ESD Caution..... | 5 | Outline Dimensions | 19 |
| Pin Configuration and Function Descriptions..... | 6 | Ordering Guide | 19 |
| Typical Performance Characteristics | 7 | | |

REVISION HISTORY

5/2017—Revision 0: Initial Version

SPECIFICATIONS

$V_{IN} = (V_{OUT} - 0.5 \text{ V})$ or -2 V (whichever is more negative), $EN = V_{IN}$, $I_{OUT} = -10 \text{ mA}$, $C_{IN} = C_{OUT} = 4.7 \text{ }\mu\text{F}$, $C_{AFB} = 10 \text{ nF}$, $C_A = C_{REG} = 1 \text{ }\mu\text{F}$, $T_A = 25^\circ\text{C}$ for typical specifications, and $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ for minimum/maximum specifications, unless otherwise noted.

Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
|---|---------------------------------|---|----------------------|----------------------------|----------------------|--|
| INPUT VOLTAGE RANGE | V_{IN} | | -2.0 | | -5.5 | V |
| LOAD CURRENT | I_{LOAD} | | | | -500 | mA |
| OPERATING SUPPLY CURRENT | I_{GND} | $I_{OUT} = 0 \text{ }\mu\text{A}$ $I_{OUT} = -500 \text{ mA}$ | | -0.6 -5.5 | -0.90 -7.0 | mA mA |
| SHUTDOWN CURRENT | I_{GND-SD} | $EN = GND, V_{IN} = -5.5 \text{ V}$ | | -2 | -7 | μA |
| OUTPUT NOISE ¹ | OUT_{NOISE} | 10 Hz to 100 kHz, $C_{AFB} = 1 \text{ nF}$ 10 Hz to 100 kHz, $C_{AFB} = 10 \text{ nF}$ 100 Hz to 100 kHz, $C_{AFB} = 1 \text{ nF}$ 100 Hz to 100 kHz, $C_{AFB} = 10 \text{ nF}$ | | 7 5 6 4 | | $\mu\text{V rms}$ $\mu\text{V rms}$ $\mu\text{V rms}$ $\mu\text{V rms}$ |
| NOISE SPECTRAL DENSITY ¹ | OUT_{NSD} | 100 Hz, $C_{AFB} = 1 \text{ nF}$ 100 Hz, $C_{AFB} = 10 \text{ nF}$ 10 kHz to 1 MHz, $C_{AFB} = 1 \text{ nF}$ to $1 \text{ }\mu\text{F}$ | | 300 100 20 | | $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ |
| POWER SUPPLY REJECTION RATIO ¹ | PSRR | $I_{OUT} = -500 \text{ mA}$, $V_{OUT} = -3.3 \text{ V}$, $V_{IN} = -3.8 \text{ V}$ At 1 kHz At 10 kHz At 100 kHz At 1 MHz | | 80 68 50 40 | | dB dB dB dB |
| OUTPUT VOLTAGE Accuracy | V_{OUT} | $I_{OUT} = -10 \text{ mA}$, $T_A = 25^\circ\text{C}$ $-1 \text{ mA} < I_{OUT} < -500 \text{ mA}$, $V_{IN} = (V_{OUT} - 0.5 \text{ V})$ to -5.5 V | -0.5 -0.5 -2.2 | | -4.5 +0.5 +2.2 | V % % |
| OUTPUT VOLTAGE REFERENCE FEEDBACK V_{AFB} Accuracy | V_{AFB} | Adjustable model voltage reference Adjustable model, $-1 \text{ mA} < I_{OUT} < -500 \text{ mA}$, $V_{IN} = (V_{OUT} - 0.5 \text{ V})$ to -5.5 V | -0.489 -2.2 | -0.5 +2.2 | -0.511 +2.2 | V % |
| LINE REGULATION | $\Delta V_{OUT}/\Delta V_{IN}$ | $V_{IN} = (V_{OUT} - 0.5 \text{ V})$ to -5.5 V | -0.1 | | +0.3 | %/V |
| LOAD REGULATION ² | $\Delta V_{OUT}/\Delta I_{OUT}$ | $I_{OUT} = -1 \text{ mA}$ to -500 mA | | 0.6 | 1.8 | %/A |
| INPUT BIAS CURRENT SENSE | $SENSE_{I-BIAS}$ | $-1 \text{ mA} < I_{OUT} < -500 \text{ mA}$, $V_{IN} = (V_{OUT} - 0.5 \text{ V})$ to -5.5 V | | -10 | | nA |
| V_{AFB} | $V_{AFB-BIAS}$ | $-1 \text{ mA} < I_{OUT} < -500 \text{ mA}$, $V_{IN} = (V_{OUT} - 0.5 \text{ V})$ to -5.5 V | | -10 | | nA |
| DROPOUT VOLTAGE ³ | $V_{DROPOUT}$ | $I_{OUT} = -100 \text{ mA}$ $I_{OUT} = -500 \text{ mA}$ | | -30 -190 | -60 -360 | mV mV |
| PULL-DOWN RESISTANCE | | $V_{EN} = 0 \text{ V}$ | | | | |
| Output Voltage | $V_{OUT-PULL}$ | $V_{OUT} = -1 \text{ V}$ | | 280 | | Ω |
| Regulated Input Supply Voltage | $V_{REG-PULL}$ | $V_{REG} = -1 \text{ V}$ | | 1.3 | | k Ω |
| Low-Noise Reference Voltage | V_A-PULL | $V_A = -1 \text{ V}$ | | 61 | | Ω |
| START-UP TIME ⁴ | $T_{START-UP}$ | $V_{OUT} = -4.5 \text{ V}$, $C_{AFB} = 1 \text{ nF}$, $C_A = 1 \text{ }\mu\text{F}$ $V_{OUT} = -4.5 \text{ V}$, $C_{AFB} = 10 \text{ nF}$, $C_A = 1 \text{ }\mu\text{F}$ $V_{OUT} = -1.2 \text{ V}$, $C_{AFB} = 1 \text{ nF}$, $C_A = 1 \text{ }\mu\text{F}$ $V_{OUT} = -1.2 \text{ V}$, $C_{AFB} = 10 \text{ nF}$, $C_A = 1 \text{ }\mu\text{F}$ $V_{OUT} = -0.5 \text{ V}$, no C_{AFB} , $C_A = 1 \text{ }\mu\text{F}$ | | 15 55 4 10 1.5 | | ms ms ms ms ms |
| CURRENT-LIMIT THRESHOLD ⁵ | I_{LIMIT} | | -600 | -900 | -1100 | mA |
| THERMAL SHUTDOWN | | | | | | |
| Threshold | TS_{SD} | T_J rising | | 150 | | $^\circ\text{C}$ |
| Hysteresis | TS_{SD-HYS} | | | 15 | | $^\circ\text{C}$ |

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
|---------------------------------|--------------------------|---|-------|-------|-------|------|
| UNDERVOLTAGE LOCKOUT THRESHOLDS | | | | | | |
| Input Voltage | | | | | | |
| Rising | UVLO _{RISE} | | | | –1.77 | V |
| Falling | UVLO _{FALL} | | –1.58 | | | V |
| Hysteresis | UVLO _{HYS} | | | 90 | | mV |
| EN INPUT (NEGATIVE) | | | | | | |
| Logic High | V _{EN-NEG-HIGH} | –2 V ≤ V _{IN} ≤ –5.5 V V _{OUT} = off to on | –1.3 | –1.16 | | V |
| Logic Low | V _{EN-NEG-LOW} | V _{OUT} = on to off | | –0.96 | –0.88 | V |
| Hysteresis | EN _{HYS-NEG} | | | 191 | | mV |
| Leakage Current | I _{EN-LKG} | EN = V _{IN} or GND | | –0.25 | | μA |
| EN INPUT (POSITIVE) | | | | | | |
| Logic High | V _{EN-POS-HIGH} | –2 V ≤ V _{IN} ≤ –5.5 V V _{OUT} = off to on | | 0.96 | 1.25 | V |
| Logic Low | V _{EN-POS-LOW} | V _{OUT} = on to off | 0.5 | 0.89 | | V |
| Leakage Current | I _{EN-LKG} | V _{EN} = 5 V, V _{IN} = –5.5 V | | 4.0 | 6.0 | μA |

¹ Guaranteed by characterization but not production tested.

² Based on an endpoint calculation using –1 mA and –500 mA loads.

³ Dropout voltage is defined as the input to output voltage differential when the input voltage is set to the nominal output voltage. Dropout applies only for output voltages below –2 V.

⁴ Start-up time is defined as the time between the rising edge of EN to V_{OUT} being at 90% of its nominal value.

⁵ Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit threshold for a –3.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of –3.0 V, or –2.7 V.

INPUT AND OUTPUT CAPACITOR RECOMMENDED SPECIFICATIONS

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
|---|------------------------------------|----------------------------------|-----|-----|-----|------|
| CAPACITANCE | | | | | | |
| Minimum C _{IN} and C _{OUT} Capacitance ¹ | C _{IN} , C _{OUT} | T _A = –40°C to +125°C | 3.3 | 4.7 | | μF |
| Minimum C _A and C _{REG} Capacitance ² | C _A , C _{REG} | | 0.7 | 1 | | μF |
| Minimum C _{AFB} Capacitance ³ | C _{AFB} | | 0.7 | 10 | | nF |
| Capacitor Equivalent Series Resistance (ESR) | R _{ESR} | | | | 0.1 | Ω |

¹ The minimum input and output capacitance must be greater than 3.3 μF over the full range of operating conditions. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

² The minimum C_A and C_{REG} capacitance must be greater than 0.7 μF over the full range of operating conditions. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

³ The minimum C_{AFB} capacitance must be greater than 0.7 nF over the full range of operating conditions. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with any LDO.

ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
|--------------------------------------|-------------------|
| VIN to GND | +0.3 V to –6 V |
| VOU to GND | +0.3 V to –VIN |
| EN to GND | +5.0 V to –6 V |
| VA to GND | +0.3 V to –6 V |
| VAFB to GND | +0.3 V to –6 V |
| VREG to GND | +0.3 V to –2.16 V |
| SENSE to GND | +0.3 V to –6 V |
| Storage Temperature Range | –65°C to +150°C |
| Operating Junction Temperature Range | –40°C to +125°C |
| Soldering Conditions | JEDEC J-STD-020 |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP7185 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that T_J is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated.

In applications with moderate power dissipation and low printed circuit board (PCB) thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction

temperature (T_J) of the device is dependent on the ambient temperature (T_A), the power dissipation of the device (P_D), and the junction to ambient thermal resistance of the package (θ_{JA}).

Use the following equation to calculate the junction temperature (T_J) from the ambient temperature (T_A) and power dissipation (P_D):

$$T_J = T_A + (P_D \times \theta_{JA})$$

The junction to ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction to ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The θ_{JA} value may vary, depending on the PCB material, layout, and environmental conditions. The specified θ_{JA} values are based on a 4-layer, 4 in. × 3 in. circuit board.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 4. Thermal Resistance

| Package Type | θ_{JA} | θ_{JC} | Unit |
|--------------|---------------|---------------|------|
| CP-8-27 | 68.8 | 10.0 | °C/W |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|-----------|---|
| 1 | VOUT | Regulated Output Voltage. Bypass VOUT to GND with a 4.7 μ F or greater capacitor. |
| 2 | SENSE | Sense Input. Connect this pin to VOUT. |
| 3 | VA | Low Noise Reference Voltage. Connect a 1 μ F capacitor to GND to reduce noise. Do not connect a load to ground. |
| 4 | VAFB | Output Voltage Reference Feedback (Adjust Mode). Connect a 1 nF to 1 μ F capacitor between the VAFB pin and the VA pin to reduce noise. Start-up time is increased as a function of the capacitance. Connect an external resistor divider between the VA pin and the VAFB pin to set the output voltage in adjust mode. |
| 5 | EN | Enable. Drive EN at least +1.25 V above or –1.3 V below ground to enable the regulator or drive EN to ground to turn the regulator off. For automatic startup, connect EN to VIN. |
| 6 | GND | Ground. |
| 7 | VREG | Regulated Input Supply to the LDO Amplifier. Bypass VREG to GND with a 1 μ F or greater capacitor. Do not connect a load to ground. |
| 8 | VIN EP | Regulator Input Supply. Bypass VIN to GND with a 4.7 μ F or greater capacitor. Exposed pad. The exposed pad enhances the thermal performance and is electrically connected to VIN inside the package. It is recommended that the exposed pad connect to the input voltage plane on the board. |

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = -3.8\text{ V}$, $V_{OUT} = -3.3\text{ V}$, $I_{OUT} = -10\text{ mA}$, $C_{IN} = C_{OUT} = 4.7\text{ }\mu\text{F}$, $C_{AFB} = 10\text{ nF}$, $C_A = C_{REG} = 1\text{ }\mu\text{F}$, and $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 4. Output Voltage (V_{OUT}) vs. Junction Temperature, $V_{OUT} = -1.2\text{ V}$




Figure 7. Ground Current vs. Junction Temperature (T_J), $V_{OUT} = -1.2\text{ V}$




Figure 5. Output Voltage (V_{OUT}) vs. Load Current (I_{LOAD}), $V_{OUT} = -1.2\text{ V}$




Figure 8. Ground Current vs. Load Current (I_{LOAD}), $V_{OUT} = -1.2\text{ V}$




Figure 6. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}), $V_{OUT} = -1.2\text{ V}$




Figure 9. Ground Current vs. Input Voltage (V_{IN}), $V_{OUT} = -1.2\text{ V}$




Figure 10. Shutdown Current vs. Junction Temperature at Various Input Voltages, $V_{OUT} = -1.2\text{ V}$




Figure 13. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}), $V_{OUT} = -2.5\text{ V}$




Figure 11. Output Voltage (V_{OUT}) vs. Junction Temperature (T_J), $V_{OUT} = -2.5\text{ V}$




Figure 14. Ground Current vs. Load Current (I_{LOAD}), $V_{OUT} = -2.5\text{ V}$




Figure 12. Output Voltage (V_{OUT}) vs. Load Current (I_{LOAD}), $V_{OUT} = -2.5\text{ V}$
















Figure 15. Ground Current vs. Input Voltage (V_{IN}), $V_{OUT} = -2.5\text{ V}$

Figure 16. Dropout Voltage vs Load Current (I_{LOAD}), $V_{OUT} = -2.5\text{ V}$ Figure 19. Output Voltage (V_{OUT}) vs. Load Current (I_{LOAD}), $V_{OUT} = -3.3\text{ V}$ Figure 17. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}) in Dropout at Various Loads, $V_{OUT} = -2.5\text{ V}$ Figure 20. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}), $V_{OUT} = -3.3\text{ V}$ Figure 18. Output Voltage (V_{OUT}) vs. Junction Temperature (T_J), $V_{OUT} = -3.3\text{ V}$ Figure 21. Ground Current vs. Junction Temperature (T_J), $V_{OUT} = -3.3\text{ V}$

Figure 22. Ground Current vs. Load Current (I_{LOAD}), $V_{OUT} = -3.3$ VFigure 25. Dropout Voltage vs. Load Current (I_{LOAD}), $V_{OUT} = -3.3$ VFigure 23. Ground Current vs. Input Voltage (V_{IN}), $V_{OUT} = -3.3$ VFigure 26. Output Voltage (V_{OUT}) vs. Input Voltage (V_{IN}) in Dropout at Various Loads, $V_{OUT} = -3.3$ VFigure 24. Shutdown Current vs. Junction Temperature at Various Input Voltages, $V_{OUT} = -3.3$ VFigure 27. Ground Current vs. Input Voltage (V_{IN}) in Dropout at Various Loads, $V_{OUT} = -3.3$ V




Figure 28. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Loads, $V_{OUT} = -1.2\text{ V}$, $V_{IN} = -2\text{ V}$




Figure 29. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Loads, $V_{OUT} = -2.5\text{ V}$, $V_{IN} = -3\text{ V}$




Figure 30. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Loads, $V_{OUT} = -3.3\text{ V}$, $V_{IN} = -3.8\text{ V}$




Figure 31. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Input Voltages, $V_{OUT} = -1.2\text{ V}$, $I_{LOAD} = -500\text{ mA}$




Figure 32. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Input Voltages, $V_{OUT} = -2.5\text{ V}$, $I_{LOAD} = -500\text{ mA}$




Figure 33. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Input Voltages, $V_{OUT} = -3.3\text{ V}$, $I_{LOAD} = -500\text{ mA}$




Figure 34. RMS Noise vs. Load Current (I_{LOAD}) at Various Frequencies, $V_{IN} = -3.8\text{ V}$, $V_{OUT} = -3.3\text{ V}$




Figure 35. Noise Spectral Density (NSD) vs. Frequency at Various Output Voltages, $V_{IN} = -3.8\text{ V}$, $V_{OUT} = -3.3\text{ V}$




Figure 36. Line Transient Response, 500 mV Step, $V_{OUT} = -1.2\text{ V}$, $I_{LOAD} = -500\text{ mA}$




Figure 37. Line Transient Response, 500 mV Step, $V_{OUT} = -3.3\text{ V}$, $I_{LOAD} = -500\text{ mA}$




Figure 38. Load Transient Response, $V_{OUT} = -1.2\text{ V}$, $I_{LOAD} = -10\text{ mA}$ to -500 mA




Figure 39. Load Transient Response, $V_{OUT} = -2.5\text{ V}$, $I_{LOAD} = -10\text{ mA}$ to -500 mA

THEORY OF OPERATION

The ADP7185 is a low quiescent current, LDO linear regulator that operates from -2.0 V to -5.5 V and can provide up to -500 mA of output current. Total integrated output noise is $4\text{ }\mu\text{V rms}$ independent of the output voltage, making it ideal for high performance and noise sensitive applications. Shutdown current consumption is $-7\text{ }\mu\text{A}$ (maximum).

The ADP7185 is optimized for use with a $4.7\text{ }\mu\text{F}$ ceramic capacitor for excellent transient performance. Using advanced proprietary architecture, the ADP7185 provides ultralow noise and high power supply rejection up to high frequencies of operation. Figure 40 shows the fixed output voltage internal block diagram of the ADP7185, and Figure 41 shows the adjustable output voltage internal block diagram of the ADP7185.




Figure 40. Fixed Output Voltage Internal Block Diagram




Figure 41. Adjustable Output Voltage Internal Block Diagram

Internally, the ADP7185 consists of a regulator block, reference block, G_M amplifier, feedback voltage divider, LDO regulator, and an N-channel MOSFET pass transistor. The regulator block produces an internal voltage rail (V_{REG}) of -1.8 V to serve as the supply voltage for the succeeding internal blocks. The G_M amplifier produces a reference voltage (V_A) used as a reference to the LDO regulator.

For fixed option models, the V_A voltage is generated through the resistor divider ratio depending on the V_{OUT} option. For adjustable models, the V_A voltage generates externally through the $R1$ and

$R2$ resistors that are connected across the V_A and V_{AFB} pins. Because the reference voltage to the LDO regulator already adjusts according to the desired V_{OUT} , the LDO regulator now connects in a buffer configuration for improved noise performance. If the load draws higher current, the LDO regulator pulls the gate of the NMOS device higher towards GND to allow more current to pass. If the load draws less current, the LDO regulator pulls the gate of the NMOS device lower toward $-V_{IN}$ to restrict the amount of current passing through the device.

ADJUSTABLE MODE OPERATION

The adjustable mode version of the ADP7185 has an output that can be set to from -0.5 V to -4.5 V by an external voltage divider. To calculate the output voltage, use the following equation:

$$V_{OUT} = -0.5\text{ V}(1 + R1/R2) \quad (1)$$

Figure 42 shows an example of an adjustable setting where $R1 = 280\text{ k}\Omega$ and $R2 = 49.9\text{ k}\Omega$, setting the output voltage to -3.3 V .

$R2$ must be at least $10\text{ k}\Omega$ to maximize PSRR performance.




Figure 42. Setting the Adjustable Output Voltage

ENABLE PIN OPERATION

The ADP7185 uses the EN pin to enable and disable the V_{OUT} pin under normal operating conditions. When EN is $+1.25\text{ V}$ above or -1.3 V below with respect to GND, V_{OUT} turns on, and when EN is at 0 V , V_{OUT} turns off, as shown in Figure 43. For automatic startup, connect EN to VIN.




Figure 43. Typical EN Pin Operation

START-UP TIME

When the output is enabled, the ADP7185 uses an internal soft start to limit the inrush current. The start-up time for a -1.2 V output is approximately 12 ms from the time the EN active threshold is crossed to the time when the output reaches 90% of its final value (see Figure 44). As shown in Figure 44 and Figure 45, the start-up time is dependent upon the output voltage option and the value of the C_{AFB} capacitor.




Figure 44. Start-Up Time at Various Output Voltages, $C_{AFB} = 10\text{ nF}$, $C_A = 1\text{ }\mu\text{F}$

The total start-up time depends mostly on the C_A and C_{AFB} values expressed by the τ_1 and τ_2 equations (see Equation 2 and Equation 3). During startup, an internal circuit, G_{M_START} , turns on and helps charge C_A up to 90% of the final value. Estimate the first time constant, τ_1 , due to C_A by

$$\tau_1 \approx C_A \times ((R1 + R2) // Z_{OUT}) \quad (2)$$

During this time, keep Z_{OUT} low to approximately $1\text{ k}\Omega$ to allow quick start-up times, keeping τ_1 in the order of 1 ms.




Figure 45. Start-Up Time at Various C_{AFB} Capacitor Values, $C_A = 1\text{ }\mu\text{F}$

A second time constant, τ_2 , is dependent mainly on C_{AFB} . Figure 45 shows how the C_{AFB} value affects the start-up time. Estimate τ_2 by

$$\tau_2 \approx C_{AFB} \times R1 \quad (3)$$

The $R1$ value scales vs. the V_{OUT} option. Table 6 shows the $R1$ value depending on the fixed output voltage option, whereas $R2$ is constant at $500\text{ k}\Omega$. For example, at a fixed $V_{OUT} = -3.3\text{ V}$, $R1$ equals $2.8\text{ M}\Omega$. To keep τ_2 at a minimum, it is recommended that C_{AFB} be in the approximately nanofarad range. A typical setup for the ADP7185 is $C_{AFB} = 10\text{ nF}$; therefore, $\tau_2 = 28\text{ ms}$. The total time constant, τ_{TOTAL} , is the sum of τ_1 and τ_2 . At $2.2 \times \tau_{TOTAL}$, V_A is equal to $\sim 90\%$ of the final value. Therefore, for a fixed $V_{OUT} = -3.3\text{ V}$, the output voltage is $\sim 90\%$ of the final value after 63.8 ms .

Table 6. $R1$ and $R2$ Values for the Fixed Output Options

| Output Voltage (V) | $R1\text{ (}\Omega\text{)}$ | $R2\text{ (k}\Omega\text{)}$ |
|--------------------|-----------------------------|------------------------------|
| -1.2 | 700 k | 500 |
| -2.5 | 2 M | 500 |
| -3.3 | 2.8 M | 500 |
| -4.5 | 4 M | 500 |

Note that τ_1 and τ_2 are estimates only and do not take into account that G_M and Z_{OUT} dynamically change. It is an accurate estimate of $\sim 90\%$ of the start-up time for the $C_{AFB} < 10\text{ nF}$ recommended setup, where $\sim 100\%$ of the settling time can easily be achieved. Note that for setups with $C_{AFB} \gg 10\text{ nF}$, the equation may not hold true anymore. However, it is still a convenient estimate on the amount of time needed to achieve $\sim 100\%$ of the settling time.

APPLICATIONS INFORMATION

ADIsimPOWER DESIGN TOOL

The **ADIsimPower™** design tool set supports the ADP7185. **ADIsimPower** is a collection of tools that produce complete power designs optimized for a specific design goal. The tools enable the user to generate a full schematic, bill of materials, and calculate performance in minutes. **ADIsimPower** can optimize designs for cost, area, efficiency, and parts count, taking into consideration the operating conditions and limitations of the IC and all external components. For more information about, and to obtain **ADIsimPower** design tools, visit www.analog.com/ADIsimPower.

CAPACITOR SELECTION

Output Capacitor

The ADP7185 operates with small, space-saving ceramic capacitors; however, it also functions with general-purpose capacitors as long as care is taken with regard to the effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO regulator control loop. A minimum of 4.7 μF capacitance with an ESR of 0.05 Ω or less is recommended to ensure the stability of the ADP7185. Output capacitance affects the transient response to changes in load currents. Using a larger value for the output capacitance improves the transient response of the ADP7185 to large changes in load current. Figure 46 shows the transient response for an output capacitance value (C_{OUT}) of 4.7 μF .




Figure 46. Output Transient Response, $C_{OUT} = 4.7 \mu F$, $V_{OUT} = -1.2 V$

Input Bypass Capacitor

Connecting a 4.7 μF or greater capacitor from VIN to GND reduces the circuit sensitivity to the PCB layout, especially when long input traces or high source impedance are encountered. When more than 4.7 μF of output capacitance is required, increase the input capacitance to match it.

C_A and C_{AFB} Capacitors

The ultralow output noise of the ADP7185 is achieved by keeping the LDO error amplifier in unity gain and setting the reference voltage equal to the output voltage. In this architecture, the resistor driven by the G_M amplifier adjusts the reference voltage to the selected output voltage. To ensure the G_M amplifier stability, the C_A capacitor is needed to generate the dominant pole and to keep the G_M amplifier stable across all conditions. C_A also serves as a dampening capacitor to the inputs of the LDO error amplifier for improved PSRR. However, the LDO output noise scales by the G_M amplifier amount of gain as a function of the output voltage. To minimize the output voltage noise contributed by the G_M amplifier, the C_{AFB} capacitor must be connected between the VA and VAFB pins to keep the ac gain of the G_M amplifier in unity.




Figure 47. C_A and C_{AFB} Connection to the G_M Amplifier

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP7185 if they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R and X7R dielectrics with a voltage rating from 6.3 V to 10 V are recommended. Due to their poor temperature and dc bias characteristics, Y5V and Z5U dielectrics are not recommended.

Figure 48 shows the change in capacitance vs. the dc bias voltage characteristics of a 0805 case, 4.7 μF , 10 V, X5R capacitor. The capacitor size and voltage ratings strongly influence the voltage stability of a capacitor. In general, a capacitor in a larger package or with a higher voltage rating exhibits improved stability. The temperature variation of the X5R dielectric is about $\pm 15\%$ over the -55°C to $+85^\circ\text{C}$ temperature range and is not a function of package size or voltage rating.




Figure 48. Change in Capacitance vs. DC Bias Voltage

Use Equation 4 to determine the worst-case capacitance, accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{\text{EFF}} = C_{\text{OUT}} \times (1 - \text{TEMPCO}) \times (1 - \text{TOL}) \quad (4)$$

where:

C_{EFF} is the effective capacitance at the operating voltage.

C_{OUT} is the output capacitor.

TEMPCO is the worst-case capacitor temperature coefficient.

TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over -55°C to $+85^\circ\text{C}$ is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and $C_{\text{OUT}} = 4.7 \mu\text{F}$ at 1.0 V.

Substituting these values in Equation 4 yields

$$C_{\text{EFF}} = 4.7 \mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 3.6 \mu\text{F}$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP7185, it is imperative to evaluate the effects of dc bias, temperature, and tolerances on the behavior of the capacitors for each application.

UNDERVOLTAGE LOCKOUT (UVLO)

The UVLO circuitry protects the system from power supply brownouts. If the input voltage on VIN is more positive than the minimum -1.58 V UVLO falling threshold, the LDO output shuts down. The LDO enables again when the voltage to VIN is more negative than the maximum -1.77 V UVLO rising threshold.

A typical hysteresis of 90 mV within the UVLO circuitry prevents the device from oscillating due to the noises from VIN.




Figure 49. Typical UVLO Behavior, $V_{\text{OUT}} = -0.5 \text{ V}$

CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP7185 is protected against damage due to excessive power dissipation by current-limit and thermal overload protection circuits. The ADP7185 is designed to reach current limit when the output load reaches -900 mA (typical). When the output load exceeds -900 mA , the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation) when the junction temperature begins to rise above 150°C , the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C (typical), the output is turned on again, and the output current is restored to its nominal value.

Consider the case where a hard short from VOUT to GND occurs. At first, the ADP7185 reaches current limit so that only -900 mA is conducted into the short. If self-heating of the junction becomes great enough to cause its temperature to rise above 150°C , thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C , the output turns on and conducts -900 mA into the short, again causing the junction temperature to rise above 150°C . This thermal oscillation between 135°C and 150°C causes a current oscillation between -900 mA and 0 A that continues as long as the short remains at the output. Current-limit and thermal overload protections protect the device against accidental overload conditions. For reliable operation, externally limit device power dissipation so that junction temperatures do not exceed 125°C .

THERMAL CONSIDERATIONS

In applications with a low input to output voltage differential, the ADP7185 does not dissipate much heat. However, in applications with high ambient temperature and/or high input voltage, the heat dissipated in the package may become large enough to cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

When the junction temperature exceeds 150°C, the converter enters thermal shutdown. The converter recovers only after the junction temperature decreases below 135°C to prevent any permanent damage. Therefore, thermal analysis for the chosen application is important to guarantee reliable performance over all conditions. The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 5.

To guarantee reliable operation, the junction temperature of the ADP7185 must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user must be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} number is dependent on the package assembly compounds that are used, and the amount of copper used to solder the package VIN pins to the PCB.

Table 7 shows the typical θ_{JA} values for the 8-lead LFCSP package and for various PCB copper sizes.

Table 7. Typical θ_{JA} Values

| Copper Size (mm ²) | θ_{JA} (°C/W), 8-Lead LFCSP |
|--------------------------------|------------------------------------|
| 25 | 146.6 |
| 100 | 105.4 |
| 500 | 75.38 |
| 1000 | 65.16 |
| 6400 | 53.5 |

Calculate the junction temperatures of the ADP7185 by

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (5)$$

where:

T_A is the ambient temperature.

P_D is the power dissipation in the die, given by

$$P_D = ((V_{IN} - V_{OUT}) \times I_{LOAD}) + (V_{IN} \times I_{GND}) \quad (6)$$

where:

V_{IN} and V_{OUT} are the input and output voltages, respectively.

I_{LOAD} is the load current.

I_{GND} is the ground current.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to

$$T_J = T_A + (((V_{IN} - V_{OUT}) \times I_{LOAD}) \times \theta_{JA}) \quad (7)$$

As shown in Equation 7, for a given ambient temperature, input to output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C.

Figure 50 to Figure 52 show the junction temperature calculations for the different ambient temperatures, power dissipation, and areas of the PCB copper.




Figure 50. Junction Temperature vs. Total Power Dissipation, $T_A = -25^\circ\text{C}$




Figure 51. Junction Temperature vs. Total Power Dissipation, $T_A = -50^\circ\text{C}$




Figure 52. Junction Temperature vs. Total Power Dissipation, $T_A = -85^\circ\text{C}$

PCB LAYOUT CONSIDERATIONS

Place the input capacitor (C_{IN}) as close as possible to the VIN and GND pins. Place the output capacitor (C_{OUT}) as close as possible to the VOUT and GND pins. Place bypass capacitors (C_A and C_{REG}) close to their respective pins (VA and VREG) and GND. Use of 0805 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited. Connect the exposed pad to VIN.




Figure 53. Evaluation Board




Figure 54. Typical Board Layout, Top Side




Figure 55. Typical Board Layout, Bottom Side

OUTLINE DIMENSIONS




Figure 56. 8-Lead Lead Frame Chip Scale Package [LFCSP]
2 mm × 2 mm Body and 0.55 mm Package Height
(CP-8-27)

Dimensions shown in millimeters

ORDERING GUIDE

| Model ¹ | Temperature Range | Output Voltage (V) ² | Package Description | Package Option | Branding |
|--------------------|-------------------|---------------------------------|--|----------------|----------|
| ADP7185ACPZN0.5-R7 | −40°C to +125°C | −0.5 | 8-Lead LFCSP | CP-8-27 | LTS |
| ADP7185ACPZN1.0-R7 | −40°C to +125°C | −1.0 | 8-Lead LFCSP | CP-8-27 | LTT |
| ADP7185ACPZN1.2-R7 | −40°C to +125°C | −1.2 | 8-Lead LFCSP | CP-8-27 | LTU |
| ADP7185ACPZN1.5-R7 | −40°C to +125°C | −1.5 | 8-Lead LFCSP | CP-8-27 | LTV |
| ADP7185ACPZN1.8-R7 | −40°C to +125°C | −1.8 | 8-Lead LFCSP | CP-8-27 | LTW |
| ADP7185ACPZN2.0-R7 | −40°C to +125°C | −2.0 | 8-Lead LFCSP | CP-8-27 | LTX |
| ADP7185ACPZN2.5-R7 | −40°C to +125°C | −2.5 | 8-Lead LFCSP | CP-8-27 | LTY |
| ADP7185ACPZN3.0-R7 | −40°C to +125°C | −3.0 | 8-Lead LFCSP | CP-8-27 | LTZ |
| ADP7185ACPZN3.3-R7 | −40°C to +125°C | −3.3 | 8-Lead LFCSP | CP-8-27 | LU0 |
| ADP7185ACPZN-R7 | −40°C to +125°C | Adjustable | 8-Lead LFCSP | CP-8-27 | LU1 |
| ADP7185-3.3-EVALZ | | −3.3 | Evaluation Board for the Fixed Voltage Option | | |
| ADP7185-ADJ-EVALZ | | −2.5 | Evaluation Board for the Adjustable Voltage Option | | |

¹ Z = RoHS Compliant Part.

² For additional voltage options, contact a local Analog Devices Inc., sales or distribution representative.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

[ADP7185-ADJ-EVALZ](#) [ADP7185-3.3-EVALZ](#) [ADP7185ACPZN3.0-R7](#) [ADP7185ACPZN1.8-R7](#) [ADP7185ACPZN1.2-R7](#) [ADP7185ACPZN2.0-R7](#) [ADP7185ACPZN3.3-R7](#) [ADP7185ACPZN1.0-R7](#) [ADP7185ACPZN2.5-R7](#) [ADP7185ACPZN0.5-R7](#) [ADP7185ACPZN-R7](#) [ADP7185ACPZN1.5-R7](#)