SN74AHCT74MPWREP

Texas Instruments
595-SN74AHCT74MPWREP
SN74AHCT74MPWREP

製造商:

說明:
翻轉 Mil Enhance Dual Pos Edge-Trgrd D-Type

ECAD模型:
下載免費的庫載入器,為ECAD工具轉換此文件。瞭解更多關於 ECAD 型號的資訊。

供貨情況

庫存:
暫無庫存
工廠前置作業時間:
6 週 工廠預計生產時間。
最少: 2000   多個: 2000
單價:
NT$-.--
總價:
NT$-.--
估計關稅:
此產品免費航運

Pricing (TWD)

數量 單價
總價
完整捲(訂購多個2000)
NT$40.46 NT$80,920.00
NT$39.44 NT$157,760.00

商品屬性 屬性值 選擇屬性
Texas Instruments
產品類型: 翻轉
RoHS:  
CMOS
AHCT
2 Circuit
CMOS
TSSOP-14
TTL
Inverting/Non-Inverting
8.8 ns
- 8 mA
8 mA
4.5 V
5.5 V
SMD/SMT
- 55 C
+ 125 C
Reel
品牌: Texas Instruments
輸入行數: 1
輸出行數: 1 Line
產品類型: Flip Flops
系列: SN74AHCT74
原廠包裝數量: 2000
子類別: Logic ICs
零件號別名: V62/03659-01XE
每件重量: 57.200 mg
找到產品:
若要顯示類似商品,請選取至少一個核選方塊
至少選中以上一個核取方塊以顯示在此類別中類似的產品。
所選屬性: 0

                        
TIs Enhanced Product line is a commercial of-the-shelf (COTS)
solution with the following key benefits:

Fabrication and assembly controlled baseline
No use of Pure Sn bond pads, balls or Cu bond wires
DLA Vendor Items Drawings (VID or V62) part numbers that
eliminate the need for source controlled drawings
Extended product change notification (PCN)
Extended temperature performance (typically -55C to +125C
or customer specified)
Standalone data sheet
Qualification and Reliability reports
Extended HAST testing
Product traceability
Long product life cycles

Please contact a Mouser Technical Sales Representative for
further information.

5-0516-01

此功能需要啟用JavaScript。

CNHTS:
8542319090
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
TARIC:
8542319000
MXHTS:
8542310399
ECCN:
EAR99

SN74AHCT74/SN74AHCT74-Q1 Dual D-Type Flip-Flops

Texas Instruments SN74AHCT74/SN74AHCT74-Q1 Dual D-Type Flip-Flops are dual positive-edge-triggered devices with clear and preset. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When the Texas Instruments SN74AHCT74/SN74AHCT74-Q1 PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. The SN74AHCT74-Q1 devices are AEC-Q100 qualified for automotive applications.