AD9546 Dual DPLL Digitized Clock Synchronizer

Analog Devices Inc. AD9546 Dual DPLL Digitized Clock Synchronizer combines digitized clocking technology that efficiently transports and distributes clock signals in systems. Digitized clocking on the AD9546 allows the design of flexible and scalable clock transport systems with well-controlled phase (time) alignment. The AD9546 is ideal for the design of network equipment that must meet the synchronization requirements for IEEE® 1588™ boundary clocks per ITU-T G.8273.2 Class D. Additionally, digitized clocking is also relevant in applications requiring the accurate transport of frequency and phase to multiple usage endpoints, such as, distributing synchronized system reference (SYSREF) clocks to an array of ADC channels.

結果: 2
選擇 圖像 零件編號 製造商 說明 規格書 供貨情況 定價 (TWD) 基於數量按單價篩選表中結果。 數量 RoHS ECAD模型 輸出數 最高輸出頻率 輸出電平 輸入電平 封裝/外殼 電源電壓 - 最小值 電源電壓 - 最大值 最低工作溫度 最高工作溫度 安裝風格 封裝
Analog Devices 時鐘合成器/抖動清除器 Dual DPLL Digitized Clock Synchronizer 636庫存量
最少: 1
倍數: 1

10 Output 500 MHz CML, HCSL, LVDS Differential, Single-Ended LFCSP-48 1.7 V 1.89 V - 40 C + 85 C SMD/SMT Tray
Analog Devices 時鐘合成器/抖動清除器 Jitter clean +/PPS + Small Cell Clock 無庫存前置作業時間 10 週
最少: 750
倍數: 750
: 750

10 Output 500 MHz CML, HCSL, LVDS Differential, Single-Ended LFCSP-48 1.7 V 1.89 V - 40 C + 85 C SMD/SMT Reel